Hi Zack,
Thanks for reminding. I’m looking forward to your measurements and register settings.
Could you give us some advice about how to improve the PN performance by setting some key registers?
Like which combination of Rzero, Cp, Cz, should we use in PLL loop filter? The higher CLK_H or lower CLK_H is better?
Thanks!
