How to do HF decimation on FPGA instead of host computer

The TSP is all digital, it is after the ADC. Look where it sits in the block diagram.